

<b>Óbuda University</b> Kandó Kálmán Faculty of Electrical Engineering		Department of Instrumentation and Automation		
<b>Subject name and code: Information Systems KMWIN5ABNE Credits: 3</b>				
<b>Specializations:</b> Electrical Engineering				
<b>Subject leader:</b>		Teachers:	Borsos Döniz, Sándor Tamás	
<b>Prerequisites:</b> KMWAG2TBNA				
<b>Lectures:</b>	<b>Theory: 2</b>	<b>Seminar.: 0</b>	<b>Lab. Exec.: 1</b>	<b>Consultations: 0</b>
demands :	Exam			
<b>Education material</b>				
<i>Aim of education:</i>				
<b>Topics:</b>				<b>Week:</b>
FPGA basics				<b>1.</b>
FPGA, testwork: Logic design with simulation + theory				<b>2.</b>
FPGA, ChipScope Pro virtual instruments (more details only ILA), use of IPs, instrumentation with logic analyzer				<b>3.</b>
FPGA, FSM, Moore and Mealy models, status coding, high-level description of state machine: 7-segment display controller design, ChipScope Pro VIO: testing of a 7-segment display controller on Nexys4				<b>4.</b>
SoC / SoPC, processors, SoC buses, HW / SW co-design				<b>5.</b>
SoC / SoPC, IP generation and packaging				<b>6.</b>
SoC / SoPC, MicroBlaze-based system design with Vivado: basic system with Block Design, Level 0 test with XMD, BSP + first application (hello world), Low-level and high-level drivers via GPIO peripheral example				<b>7.</b>
SoC / SoPC, Adapting your own peripherals to the MicroBlaze-based system, Buses, SerDes				<b>8.</b>
SoC / SoPC, SW, Software development project, control tasks				<b>9.</b>
SW, CM, quality models and methodologies (Waterfall model, V-model, agile development / Scrum, Spice, CMMI)				<b>10.</b>
SW, Claims Management and Tooling				<b>11.</b>
SW, Testing and using metrics				<b>12.</b>
Testwork and assignment				<b>13.</b>
Assignment				<b>14.</b>
<b>Demand of the semester</b>				
<p>The code to be created jointly (with the instructor) and independently in the laboratory exercise must be uploaded by everyone in the Google classroom created for the subject, which must be accompanied by documentation. Homework assignments issued in labs must be uploaded to the Google classroom in the same way on time. During the semester, 1 large electronic ZH thesis is expected and 1 large homework assignment. During the semester assignments and dissertations, the student must achieve at least 50% of everything in order to successfully complete the semester. Method of replacement Replacement is possible at the end of the semester, once.</p> <p>Method of creating the exam mark: 25% of the exam mark is given by the average of the results of the control tests, homework and reports, 25% by the ZH dissertation, and 50% by the independent task. 0-50% insufficient, 51-65% sufficient, 66-75% medium, 76-90% good, 91-100% excellent</p>				
<b>Literature:</b>				

FPGA F4modul.com/FPGA/Presentation 1a, 1b, 1c, 1d slide shows.

Books:

1. Pong P. Chu - FPGA Prototyping by VHDL Examples
2. Richard E. Haskell, Darrin M. Hanna - Digital Design Using Digilent FPGA Boards - VHDL / Active-HDL Edition
3. Enoch O. Hwang - Digital Logic and Microprocessor Design With VHDL
4. Peter J. Ashenden - The VHDL Cookbook Constraint file  
(nexys4\_master.xdc): <https://reference.digilentinc.com/reference/programmable-logic/nexys-4/start>  
Nexys 4 board files: <https://reference.digilentinc.com/learn/software/tutorials/vivado-board-files/start>