Multilevel Inverter Topology with Modified Pulse Width Modulation and Reduced Switch Count

Thiyagarajan Venkatraman¹, Somasundaram Periasamy²

¹ Dept. of Electrical and Electronics Engineering, SSN College of Engineering, Chennai, Tamilnadu, India (thiyagarajanv@ssn.edu.in)
² Dept. of Electrical and Electronics Engineering, Anna University, Chennai, Tamilnadu, India (mpsomasundaram@annauniv.edu)

Abstract: This paper proposes a new inverter topology with minimum switches, which generates a larger numbers of output voltage levels. The major advantages of the presented topology are minimum number of power switches, minimum cost, reduction in installation area and less switching losses. Different algorithms for determination of the magnitude of voltage sources are presented. Digital based switching scheme has been proposed for low switching frequency operation. Comparative analysis of the proposed inverter topology with earlier presented topologies shows that the performance of the proposed topology is improved as compared with conventional and other recently developed topology. The performance of the presented inverter has been analyzed by simulation, using MATLAB and also the feasibility of the topology has been validated experimentally.

Keywords: multilevel inverter; symmetric inverter; asymmetric inverter; total harmonic distortion

1 Introduction

Multilevel inverter (MLI) plays a crucial role in the field of power electronics and widely been employed in high power low voltage applications [1, 2]. It synthesizes a desired staircase output voltage waveform from multiple input DC voltage sources [3]. The DC sources used for MLI may be capacitors, batteries, photovoltaic, wind and fuel cell. Conventional multilevel inverters such as diode-clamped [4, 5], flying capacitor [6, 7] and cascaded H-bridge (CHB) inverters [8, 40] have widely been used over last few decades. Among these topologies, CHB MLI has received more attention because of its simple structure and modularity. It consists of several isolated DC sources and H-bridge units. Based on the magnitude of these isolated DC voltage sources, CHB MLI has been classified as
symmetric and asymmetric [9]. In symmetric type inverter, the magnitudes of DC sources are equal which offers superior modularity, whereas the magnitude of DC voltage sources are not equal in the asymmetric type inverter [10]. It is possible to achieve higher number of output levels during asymmetric operation as compared with symmetric operation for the same amount of switches and DC sources. To achieve large number of output levels, CHB requires increased number of components which increases the complexity and cost. Many researchers proposed new inverter topologies with reduced switch count [9-29]. However, the reduction in the switch count increases the number of sources and power rating of the switching devices [11].

Coupled inductors based 9-level inverter is proposed in [1]. But this topology does not reduce the number of switching components compared to conventional CHB MLI. A generalized topology of the multilevel inverter with coupled inductors is presented in [2]. In order to minimize the size of the inductors, the DC component in the corresponding voltage and current waveforms are eliminated by proper switching strategy. This inverter topology reduces the number of DC sources, however fails to minimize the number of switches. Multicarrier sinusoidal PWM based multilevel inverter is presented in [11]. A fuzzy logic controller [49] based multilevel converter for photovoltaic systems is proposed in [50]. This system does not require any optimal PWM switching-angle generator and proportional–integral controller. The cascaded inverter with regeneration capability is proposed in [12]. However, the number of switches is same as CHB MLI. A symmetrical type inverter with reduced switching components is proposed in [13]. In this topology, when the magnitude of DC voltages are not same, it is difficult to achieve all possible output levels. A 5-level inverter topology is presented in [14]. In this, each basic unit consists of conventional H-bridge, one bidirectional switch and two DC sources. In [15], modular current source inverter is presented which operates in both symmetric and asymmetric modes. This topology requires proper current control to achieve all possible output levels. A T-type inverter with modified multiple reference multicarrier based PWM technique is presented in [16]. In [17], a modified modular MLI using series-parallel conversion of DC sources is proposed. This topology requires two independent sources to achieve same number of voltage levels as compared with conventional CHB MLI. A transformer based symmetric and asymmetric type CHB MLI is presented in [18]. In this topology, the peak inverse voltage of the switching devices is reduced considerably. However, the inverter size is bulky because of the presence of transformer. Another topology of multilevel inverter is presented in [19]. This topology reduces the voltage sources and the number of switches compared to CHB MLI. But, it is not possible to achieve all possible levels of output voltage. Also, this topology needs more number of bidirectional switches for achieving the constant number of output voltage levels. The multilevel inverter topology proposed in [20] operates in both symmetric and asymmetric mode. It also reduces the number of switches to achieve higher output levels. The major drawback of this topology is its complex control algorithm to control the switching operations.
A 4-level inverter is presented in [21]. This topology uses single DC source to achieve the required output levels. The drawback of this inverter topology is it fails to achieve zero level voltage which results in increased switching losses. As compared with the inverter topology presented [36, 48], the proposed topology synthesizes larger number of output levels for the same number of switching components and DC sources.

This paper presents a new inverter topology with a high number of steps associated with a minimum number of power switches. The operation of the proposed inverter topology and different algorithms for the determination of the DC voltage magnitude is presented in Section 2. A brief comparison study is presented in Section 3. The digital based modulation scheme with low switching frequency is explained in Section 4. Simulation results for a symmetrical 9-level and asymmetrical 31-level inverter are presented in Section 5. Section 6 presents the experimental results which show the practicality of the proposed inverter topology and the conclusions are given in Section 7.

\section{Proposed Inverter Topology}

The proposed structure of the new inverter topology with polarity changing unit is shown in Fig. 1. This topology consists of basic unit and H-bridge unit. The basic unit of the proposed structure is made of two DC voltage sources and four main switches. This inverter topology operates in both symmetric and asymmetric operation.

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{figure1.png}
\caption{Proposed inverter topology (a) Basic unit (b) With H-bridge inverting unit}
\end{figure}
2.1 Operation

The different operating modes of the proposed inverter is shown in Fig. 2. The switches $T_1$, $T_2$, and $T_3$, $T_4$ helps to reverse the polarity of the output voltage of the basic unit. In this, the switch $S_4$ is used to achieve the zero voltage across the load.

![Diagram of different modes of operation](image)

Figure 2

Different modes of operation
A rectifier unit with an isolation transformer and a capacitor filter forms the DC voltage sources. The proposed inverter can generate five level output during symmetric condition and seven level output during asymmetric condition. The operating modes during symmetric and asymmetric operation of the proposed inverter for obtaining the alternating output voltage across the load are given in Table 1 and Table 2 respectively. It is seen that the switches $T_1$ and $T_2$ were ON during positive cycle of operation while the switches $T_3$ and $T_4$ are ON during negative cycle of operation.

<table>
<thead>
<tr>
<th>Output Level</th>
<th>ON state switches</th>
<th>Voltage Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$(S_3, T_1, T_2)$ or $(S_2, T_1, T_2)$</td>
<td>$V_1$ or $V_2$</td>
</tr>
<tr>
<td>2</td>
<td>$(S_1, T_1, T_2)$</td>
<td>$V_1 + V_2$</td>
</tr>
<tr>
<td>0</td>
<td>$(S_4, T_1, T_2)$ or $(S_4, T_3, T_4)$</td>
<td>0</td>
</tr>
<tr>
<td>-2</td>
<td>$(S_1, T_3, T_4)$</td>
<td>$-(V_1 + V_2)$</td>
</tr>
<tr>
<td>-1</td>
<td>$(S_3, T_3, T_4)$ or $(S_2, T_3, T_4)$</td>
<td>$-V_1$ or $-V_2$</td>
</tr>
</tbody>
</table>

Table 2
Switching table for asymmetric seven level inverter

<table>
<thead>
<tr>
<th>Output Level</th>
<th>ON state switches</th>
<th>Voltage Sources</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$(S_3, T_1, T_2)$</td>
<td>$V_1$</td>
</tr>
<tr>
<td>2</td>
<td>$(S_2, T_1, T_2)$</td>
<td>$V_2$</td>
</tr>
<tr>
<td>3</td>
<td>$(S_1, T_1, T_2)$</td>
<td>$V_1 + V_2$</td>
</tr>
<tr>
<td>0</td>
<td>$(S_4, T_1, T_2)$ or $(S_4, T_3, T_4)$</td>
<td>0</td>
</tr>
<tr>
<td>-3</td>
<td>$(S_1, T_3, T_4)$</td>
<td>$-(V_1 + V_2)$</td>
</tr>
<tr>
<td>-2</td>
<td>$(S_2, T_3, T_4)$</td>
<td>$-V_2$</td>
</tr>
<tr>
<td>-1</td>
<td>$(S_3, T_3, T_4)$</td>
<td>$-V_1$</td>
</tr>
</tbody>
</table>

2.2 Determination of Voltage Magnitude

To achieve higher number of output levels, the basic unit can be added in series. The generalized topology of the proposed inverter with an H-bridge inverting unit is shown in Fig. 3. The general structure is made of $p$ number of basic units connected in series. For the simulation analysis, the switches are assumed as ideal and hence, the drop across each switches has been neglected. Therefore, the maximum voltage across the load is synthesized by adding the magnitude of all DC voltage sources and is given by:

$$V_o = \sum_{i=1}^{p} (V_{1i} + V_{2i})$$  (1)
If the magnitude of all DC sources are same i.e.:

\[ V_{i_1} = V_{2_1} = V_{dc} \quad \text{where} \quad i = 1, 2, ..., p \tag{2} \]

then the maximum voltage magnitude obtained across the load is given by:

\[ V_o = 2pV_{dc} \tag{3} \]

Since each individual basic unit consists of two voltage sources, the relation between the number of voltage sources 'n' and the number of basic units connected in series 'p' is given by:

\[ n = 2p \tag{4} \]

The relationship between the number of voltage sources 'n' and the number of levels 'm' during symmetric operation is given by:

\[ n = \frac{m-1}{2} \tag{5} \]

Similarly, the relationship between the number of voltage sources 'n' and the total number of switches 'N_{switch}' during symmetric operation is given by:

\[ N_{switch} = 2(n + 2) \tag{6} \]
From (5) and (6), the relation between 'N\text{switch}' and 'm' is obtained as:

\[ N_{\text{switch}} = m + 3 \]  

(7)

It is known that the number of output levels and their corresponding magnitude depends on the magnitude of the different voltage sources. It is also known that the higher output level is achieved during asymmetric operation as compared with symmetric. Therefore, the magnitude of DC sources has to be chosen differently to achieve larger output levels. This paper proposes six algorithms to determine the magnitude of each DC sources. Table 3 shows the comparison of different algorithms of determining the output levels of the proposed inverter.

Table 3

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Magnitude of voltage sources</th>
<th>Number of switches</th>
<th>Maximum Voltage ( V_{dc} )</th>
<th>Number of levels</th>
</tr>
</thead>
<tbody>
<tr>
<td>Algorithm - 1</td>
<td>( V_{1,i} = V_{2,i} = V_{dc} ) where, ( i = 1, 2, 3 \ldots, p )</td>
<td>( 4(p+1) )</td>
<td>( 2pV_{dc} )</td>
<td>( 4p+1 )</td>
</tr>
<tr>
<td>Algorithm - 2</td>
<td>( V_{1,i} = V_{2,i} = iV_{dc} ) where, ( i = 1, 2, 3 \ldots, p )</td>
<td>( 4(p+1) )</td>
<td>( p(p+1)V_{dc} )</td>
<td>( 2p^2+2p+1 )</td>
</tr>
<tr>
<td>Algorithm - 3</td>
<td>( V_{1,i} = V_{2,i} = (2i-1)V_{dc} ) where, ( i = 1, 2, 3 \ldots, p )</td>
<td>( 4(p+1) )</td>
<td>( 2(2^p - 1)V_{dc} )</td>
<td>( 2^{p+2} - 3 )</td>
</tr>
<tr>
<td>Algorithm - 4</td>
<td>( V_{1,i} = V_{2,i} = (2i)V_{dc} ) where, ( i = 1, 2, 3 \ldots, p )</td>
<td>( 4(p+1) )</td>
<td>( 2(3^p - 1)V_{dc} )</td>
<td>( 2(3^p) - 1 )</td>
</tr>
<tr>
<td>Algorithm - 5</td>
<td>( V_{1,i} = (2i-1)V_{dc} ) ( V_{2,i} = (2i)V_{dc} ) where, ( i = 1, 2, 3 \ldots, p )</td>
<td>( 4(p+1) )</td>
<td>( p(2p+1)V_{dc} )</td>
<td>( 4p^2+2p+1 )</td>
</tr>
<tr>
<td>Algorithm - 6</td>
<td>( V_{1,i} = V_{2,i} = (2i+1)V_{dc} ) where, ( i = 1, 2, 3 \ldots, p )</td>
<td>( 4(p+1) )</td>
<td>( \left(2^{2p} - 1\right)V_{dc} )</td>
<td>( 2^{2p+1} - 1 )</td>
</tr>
</tbody>
</table>

The number of output voltage levels, magnitude of the DC voltage sources and the maximum obtained voltage across the load are different for each algorithm. The comparison of different algorithms with respect to the number of levels are given in Table 4. The algorithm-1 is corresponding to the symmetric operation of the inverter where the magnitude of all DC voltage sources are same. The remaining algorithms are corresponding to the asymmetric operation of the inverter where each DC voltage sources have different magnitude. It is clear that the maximum magnitude of the output voltage is achieved during asymmetric mode as compared with symmetric mode of operation with same number of DC voltage sources and power switches.
Table 4
Comparison of the proposed algorithms for 'm' level

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Number of basic units</th>
<th>Number of switches</th>
<th>Number of voltage sources</th>
</tr>
</thead>
<tbody>
<tr>
<td>Algorithm - 1</td>
<td>( \frac{m-1}{4} )</td>
<td>( m+3 )</td>
<td>( \frac{m-1}{2} )</td>
</tr>
<tr>
<td>Algorithm - 2</td>
<td>( \frac{(2m-1)^{1/2} - 1}{2} )</td>
<td>( 2 \left( (2m-1)^{1/2} + 1 \right) )</td>
<td>( (2m-1)^{1/2} - 1 )</td>
</tr>
<tr>
<td>Algorithm - 3</td>
<td>( \log_2(m+3) - 2 )</td>
<td>( 4 \log_2(m+3) - 1 )</td>
<td>( 2 \log_2(m+3) - 2 )</td>
</tr>
<tr>
<td>Algorithm - 4</td>
<td>( \log_3(\frac{m+1}{2}) )</td>
<td>( 4 \log_3(\frac{m+1}{2} + 1) )</td>
<td>( 2 \log_3(\frac{m+1}{2}) )</td>
</tr>
<tr>
<td>Algorithm - 5</td>
<td>( \frac{(4m-3)^{1/2} - 1}{4} )</td>
<td>( (4m-3)^{1/2} + 3 )</td>
<td>( \frac{(4m-3)^{1/2} - 1}{2} )</td>
</tr>
<tr>
<td>Algorithm - 6</td>
<td>( \frac{\log_2(m+1)-1}{2} )</td>
<td>( 2 \log_2(m+1) + 1 )</td>
<td>( \log_2(m+1) - 1 )</td>
</tr>
</tbody>
</table>

The comparison of the number of voltage sources with the output levels in the different algorithms is shown in Fig. 4(a). Fig. 4(b) shows the comparison of the number of switches with the output levels for the different algorithms.
It is observed that the algorithm-6 requires minimum number of switches and voltage sources to achieve required output levels as compared with other algorithms. However, the drawback of using algorithm-6 is that it requires larger magnitude of DC voltage. It is also observed that the algorithm-5 shows better reduction in the switching devices and the voltage sources during the minimum output levels as compared with algorithm-4. With increase in output level greater than 40, algorithm-4 gives better reduction in the switching components as compared with algorithm-5.

3 Comparison between the Proposed Topology with other Recent Inverter Topologies

In this section, the proposed inverter topology is compared with conventional CHB inverter and other existing multilevel inverter topologies during both symmetrical and asymmetrical modes of operation. Comparison indices used in this paper are number of switching devices, number of DC sources and number of ON-state switches (i.e., conducting switches) required to synthesize any required voltage level. The proposed inverter topology is compared with the symmetrical inverter topologies presented in [13, 22], asymmetrical inverter topologies presented in [19, 23, 24] and other recent topologies which operates in both symmetric and asymmetric mode presented in [11, 15, 20, 25, 36].
3.1 DC Sources

With 'n' DC sources, the proposed inverter achieves 2n+1 levels during symmetric mode which is same as the conventional CHB inverter and other symmetric topologies presented in [11, 15, 20, 23, 25]. It means that this topology achieves 5 level with 2 DC sources, 9 level with 4 DC sources and so on. During asymmetrical modes of operation, the number of levels can vary with respect to the magnitude and number of the DC voltage sources. Fig. 5 shows the comparison of number of levels with the number of DC sources during asymmetrical modes of operation of the proposed inverter topology. It is important to note that the proposed inverter topology achieves higher number of output levels with minimum number of DC voltage sources as compared with topologies presented in [23] and [25].

![Figure 5](image)

Figure 5

Levels vs DC sources in asymmetrical mode

3.2 Switches

Fig. 6 shows the comparison of number of levels with the number of switching devices during symmetrical and asymmetrical modes of operation of the proposed inverter topology. It is seen that the proposed inverter topology utilizes minimum number of switching components as compared with conventional CHB, and other topologies presented in [11, 19, 23-25]. For example, to achieve 9-level output voltage during symmetric mode, the proposed topology requires 12 switches which is same as in [25]. Whereas, the conventional CHB and the topology in [11] requires 16 switches which shows that the number of switching components is reduced by 25%. To achieve 31 level during symmetric operation, the proposed topology requires 34 switches only. However, the required switch count is increased to 60 for CHB and topology presented in [11]. Similarly, the switch
count is increased to 45 for the inverter topology presented in [25] to achieve 31 level during symmetric operation. This shows that the switch count is reduced by 43.33% compared with CHB, [11] and 24.44% compared with [25]. It is also observed that the proposed topology during asymmetrical mode achieves 14.28% reduction in number of switching components compared with the topology presented in [23], 25% reduction compared with CHB and [24] while synthesizing 31 level output voltage.

Figure 6
Levels vs switches (a) Symmetrical mode (b) Asymmetrical mode
3.3 ON-state Switches

The number of switches in the conduction path is another important parameter to compare the different topologies. The total power loss of the switches depends on the total number of switches in the current conduction path. From Table 1, it is seen that for the proposed inverter topology with single basic unit and H-bridge inverting unit, three switches will be conducting one from the basic unit and two from the H-bridge inverting unit to achieve any desired output levels. The number of on-state switches at any time will depend on the number of basic units connected in series \( p \) and is equal to \( p+2 \). With \( n \) DC voltage sources, the number of switches in the conduction path is \( \frac{n}{2} + 2 \) whereas for conventional CHB MLI, it is equal to \( 2n \). Fig. 7 shows the comparison of the number of on-state switches against the number of DC voltage sources. It is seen that the on-state switches for the proposed inverter is lower than the conventional CHB inverter and other topologies presented in [26-29]. This will reduces the number of associated gate driver circuits, installation area and overall cost of the proposed inverter topology. Therefore it is concluded that the conduction losses of the proposed topology will be very less as compared with other presented topologies.

![Figure 7](image)

Figure 7
On state switches

4 Modified PWM Technique

In MLI, many methods such as pulse width modulation (PWM) [30, 35, 37, 38, 43], selective harmonic elimination (SHE) [31, 41, 52], space vector modulation [32, 42, 44] and active harmonic elimination [33] have been used for modulation control. The PWM governs the consistent conduction of switching devices in the MLI to achieve a preferred output levels. In this paper, a modified multicarrier
based digital PWM technique is used to generate required pulses. In this technique, the generation of the switching signals involves three stages. In stage-1, the reference sinusoidal signal is compared with multiple number of constant amplitude carrier signals to generate the stage-1 signals. The number of carrier signals depends on the number of levels of the inverter and the number of stage-1 signals generated will be equal to the number of carrier signals. For 'm' level inverter, the required number of carrier signals is \((m-1)/2\). The amplitudes of the different carrier signals are determined using the formula,

\[
V_{Ci} = V_{\text{max}} \left( \frac{2i-1}{m-1} \right) \quad i = 1, 2, 3, \ldots, \left( \frac{m-1}{2} \right)
\]  

where \(V_{\text{max}}\) is the maximum voltage of the reference sinusoidal signal. The stage-2 involves the process of state assignment. In this stage, the state assignment is done for digital values of each generated stage-1 signals during each level of the output voltage. During stage-3, the switching states are obtained against each assigned states. On simplifying the resultant table using reduction techniques, the final switching signals were obtained. During simplification, the unused states are treated as don't cares 'x'. To illustrate this, consider a 9-level symmetrical topology of the proposed inverter. It consists of 4 DC voltage sources and 8 main switches.

**Stage-1**

For 9-level inverter, four carrier signals were required and these signals were compared with sinusoidal reference signal to generate stage-1 signals \(C_1, C_2, C_3\) and \(C_4\) as shown in Fig. 8(a). Since the output voltage waveform is symmetrical, it is enough to consider the signals till \(\pi/2\). The maximum voltage of the reference sinusoidal signal is 4V and hence, the amplitudes of the carrier signals are determined as 0.5V, 1.5V, 2.5V and 3.5V respectively. The frequency of the reference signal is 50 Hz.

**Stage-2**

The stage -2 is the process of assigning the states to the stage-1 signals during each interval. The state assignment process is shown in Fig. 8(b). It is important to note that only one bit changes at a time during each state transition. During period 0 to \(\pi/2\), the state transits from state-1 to state-4 and during period \(\pi/2\) to \(\pi\), the state transits from state-4 to state-1.

**Stage-3**

Table 5 shows the switching conditions of the proposed 9-level inverter for different states. On simplification, the final switching signals were obtained as,

\[
\begin{align*}
S_{11} &= A + B \\
S_{31} &= \overline{BC} \\
S_{12} &= A \\
S_{32} &= \overline{BC} \\
S_{21} &= 0 \\
S_{41} &= \overline{AB}\overline{C} \\
S_{22} &= 0 \\
S_{42} &= \overline{A}\overline{B} + \overline{C}
\end{align*}
\]  

(9)
### Table 5
Switching conditions during Stage-3

<table>
<thead>
<tr>
<th>S. No</th>
<th>States</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>S&lt;sub&gt;11&lt;/sub&gt;</th>
<th>S&lt;sub&gt;21&lt;/sub&gt;</th>
<th>S&lt;sub&gt;31&lt;/sub&gt;</th>
<th>S&lt;sub&gt;41&lt;/sub&gt;</th>
<th>S&lt;sub&gt;12&lt;/sub&gt;</th>
<th>S&lt;sub&gt;22&lt;/sub&gt;</th>
<th>S&lt;sub&gt;32&lt;/sub&gt;</th>
<th>S&lt;sub&gt;42&lt;/sub&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>State-0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>State-1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>State-2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>State-3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>State-4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

![Diagram](a)
5 Simulation Results

To analyze the performance of the proposed inverter topology during the symmetric and asymmetric operation, simulation is carried out. A series connected two basic units with a H-bridge as shown in Fig. 9 is developed using MATLAB/SIMULINK software. The developed model consists of four DC voltage sources and eight main switches. It achieves 9-level during symmetric operation and 31-level during asymmetric operation. A series RL load with magnitudes $R = 75 \, \Omega$ and $L = 30 \, \text{mH}$ are considered as load parameters.
5.1 Symmetric -9-level

During symmetric operation, the magnitude of all DC voltage sources are equal i.e., $V_{11} = V_{21} = V_{12} = V_{22} = V_{dc} = 60$ V. The required PWM signals are generated as explained in section-4 and is shown in Fig. 10.

The output voltage obtained across each basic unit of the proposed inverter topology during the symmetric operation is shown in Fig. 11 and Fig. 12 respectively. During symmetrical operation, the total voltage stress on switches is calculated as $16V_{dc}$. 

Figure 9
Proposed inverter topology with series connected two basic units

Figure 10
Switching pulses for 9-level inverter
Figure 11
Output voltage across unit-1 during symmetric operation

Figure 12
Output voltage across unit-2 during symmetric operation

The measured input and output powers are about 440 W and 420 W, respectively with the loss of 20 W. Therefore, the efficiency of the proposed inverter topology during 9-level symmetric operation is about 95.45%. However, the efficiency of the multilevel inverter topology presented in [39] is about 93%. The 9-level output voltage and the corresponding THD are given in Fig. 13. It is observed that the THD of the 9-level output voltage waveform is 10.47% with the fundamental value of the output voltage as 257.6V. The THD comparison of 9-level output voltage waveform for different inverter topologies is given in Table 6. It is observed that the proposed topology achieves minimum THD for the 9-level output voltage waveform.

Table 6
Comparison of THD for 9-level inverter

<table>
<thead>
<tr>
<th>Topology</th>
<th>[29]</th>
<th>[45]</th>
<th>[46]</th>
<th>[11]</th>
<th>Proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>THD (%)</td>
<td>16.20</td>
<td>13.45</td>
<td>12.75</td>
<td>11.41</td>
<td>10.47</td>
</tr>
</tbody>
</table>
During asymmetric operation, the magnitude of all DC voltage sources are different. The magnitude of each DC voltage sources can be determined using algorithm-6 and are given as \( V_{11} = V_{dc} = 16 \text{ V} \), \( V_{21} = 2V_{dc} = 32 \text{ V} \), \( V_{12} = 4V_{dc} = 64 \text{ V} \) and \( V_{22} = 8V_{dc} = 128 \text{ V} \). For 31-level inverter, fifteen carrier signals were required and these signals were compared with sinusoidal reference signal to generate fifteen stage-1 signals \( C_1 \) to \( C_{15} \). The amplitude of these carrier signals were determined using equation (8). The stage-2 signals were determined with an assumption that only one bit changes at a time using the following relation,

\[
\begin{align*}
A &= C_8 \\
B &= C_4 - C_{12} \\
C &= C_2 - C_4 + C_6 - C_8 + C_{10} - C_{12} + C_{14} \\
D &= C_1 - C_3 + C_5 - C_7 + C_9 - C_{11} + C_{13} - C_{15}
\end{align*}
\]

(10)

On simplification, the switching signals for the 31-level asymmetric inverter were obtained as
\[ S_{11} = CD \quad S_{21} = AB \]
\[ S_{31} = CD \quad S_{41} = AB \]
\[ S_{12} = CD \quad S_{22} = AB \]
\[ S_{32} = CD \quad S_{42} = AB \]

(11)

The required PWM signals are generated as explained in section 4 and is shown in Fig. 14. The output voltage obtained across each basic unit of the proposed inverter topology during the asymmetric operation is shown in Fig. 15 and Fig. 16 respectively.

![Switching pulses for 31-level inverter](image1)

![Output voltage across unit-1 during asymmetric operation](image2)

![Output voltage across unit-2 during asymmetric operation](image3)
During asymmetrical operation, the total voltage stress on switches is calculated as $50V_{dc}$. The efficiency of the proposed inverter topology during 31-level asymmetric operation is about 96.32% with the power loss of around 14.85 W. The 31-level output voltage and the corresponding THD are given in Fig. 17. It is observed that the THD of the 31-level output voltage waveform is 2.70% with the fundamental value of the output voltage as 246.3 V.

![Figure 17](image)

Asymmetric 31-Level (a) Output Voltage and (b) THD

The THD comparison of 31-level output voltage waveform for different inverter topologies is given in Table 7. It is observed that the proposed topology achieves minimum THD for the 31-level output voltage waveform. Fig. 18 shows the %THD value for different modulation indices during symmetrical and asymmetrical operation of the proposed inverter. From the graph, it is clearly shown that %THD decreases with increase in the modulation index and it is also shown that %THD for the proposed inverter topology during the asymmetric operation is lesser that of symmetric operation for the same modulation index.

<table>
<thead>
<tr>
<th>Topology</th>
<th>[46]</th>
<th>[26]</th>
<th>[34]</th>
<th>Proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>THD (%)</td>
<td>4.66</td>
<td>4.04</td>
<td>3.26</td>
<td>2.70</td>
</tr>
</tbody>
</table>
6 Hardware Results

To show the feasibility of the proposed inverter topology, a hardware setup of 9-level symmetrical topology is considered. The experimental setup consists of two basic blocks connected in series with each block consists of two DC sources with equal magnitude as 16V. A rectifier unit with an isolation transformer and a capacitor filter forms the DC voltage sources. The diode IN4007 acts as a bridge rectifier unit. To get the constant voltage to the controller, IC7805 acts as a voltage regulator. The gate signals for driving the power switches has been generated with the help of 16-bit digital signal controller dsPIC30F2010. As seen from Table 5, the switches S_{21} and S_{22} were neglected and therefore 10 MOSFET (IRF840N) power switches were employed in the hardware setup. Fig. 19 shows the experimental results for the symmetric 9-level inverter. It is observed that the THD of the 9-level output waveform is achieved as 11%.
Conclusions

In this paper, a new topology of a symmetrical and asymmetrical type, multilevel inverter, with reduced switch count, is proposed. Different algorithms for the determination of the magnitude of the DC voltage sources are analyzed. The comparative analysis of the proposed inverter topology with other recent topologies show that the proposed topology significantly reduces the number of DC voltage sources and power switches. The advantages of the proposed topology include simple construction, ease of control, a reduced number of components, lower THD and a minimized cost. The number of on-state switches in the conduction path, are also reduced, as compared with other existing topologies. The performance of the proposed inverter topology is analyzed for 9-level symmetrical and 31-level asymmetrical cases. Finally, the feasibility of the proposed inverter
topology for 9-level symmetrical operation has been tested experimentally. The experimental results are in good agreement with the simulation results.

**Acknowledgements**

This research work was supported and funded by SSN Trust.

**References**


[36] V. Thiyagarajan and P. Somasundaram: Modeling and Analysis of Novel Multilevel Inverter Topology with Minimum Number of Switching
Components, CMES: Computer Modeling in Engineering and Sciences, Vol. 113, No. 4, pp. 461-473, 2017


[47] F. Chabni, R. Taleb and M. Helaimi: ANN-based SHEPWM using a harmony search on a new multilevel inverter topology, Turkish Journal of
Electrical Engineering and Computer Sciences, Vol. 25, No. 6, pp. 4867-4879, 2017


